Apparatus for performing simultaneous tests of logic and memory for semiconductor devices having logic and memory macro with BIST circuits, comprising: voltage isolationelements for logic and memory circuits having individual separate isolated independent clocking paths to each logic and memory macro circuits; a clocking system including clocking isolation elements for logic and memory circuits; a