The testing device as recited in claim 17 wherein the testing circuitry includes a pin tester having ( N P ??? ??? M ) + V pins, wherein N is a number of signal conductors, P is a number of noninterleaved regions, M is a number of adjacent conductors in the daisy chained sets, and V is a number of ground conductor nets and voltage conductor nets.