Where dn(nom) is the delay of each delay gate under nominal process, temperature and voltage, and K is a factor which expresses the proportional change in delay for all gates within the same integrated circuit under actual present conditions of process, voltage and temperature.