w or column address of the first and last failures in said column or row,respectively; upon completion of testing of said column or row, selecting a failure summary data depending upon whether a column or row was tested; and transferring said failure summary from said circuit under control of said second clock concurrentlywith testing of the next column or row in sequence.31.