The address-data validity checking circuit 211 generates a VAL DAT signal when the parity check circuit 205 indicates that no parity errors exist, when the function decode circuit 213 indicates that the function bits are valid and when the destination address, function and other information all indicate that the operation can be performed in the memory.