The processor of claim 33 wherein each of the four interfaces comprises an arithmetic unit that supports a set of functionalities specific to each interface and other elements to enable different modes of memory address calculation or simple data processing.