The present invention relates generally to systems, methodologies and techniques for improving designs for manufacturability of semiconductors, and more particularly relates to systems, methodologies and technologies for automatically identifying and eliminating high risk configurations of shapes within a semiconductor layout.