Complexity and runtime for simulating has increased with an increase in the number of gates on an integrated circuit and with an increase in the number of test vectors used to verify performance, especially with respect to heterogeneous integrated circuits like ???System-on-Chips??? (SoCs).