Some of the circuit non-specific stress-related enhancements are based on the understanding that compressive stress exerted on transistor channel regions enhances performance in certain kinds of situations, and degrades transistor performance in other kinds of situations.