FIG. 13A is an equivalent circuit diagram showing a bias state at the time of data programming into a memory transistor connected to the nth control gate line from the bit line side, for illustrating a nonvolatile semiconductor memory device according to a sixth embodiment of the present invention;