FIG. 31(a) is an electric circuit diagram illustrating voltages applied for reading data from only one memory cell located at the center and selected from the nine memory cells, each including the sidewall-shaped select transistor of the nonvolatile semiconductor memory device as shown in FIG. 28.