storage locations and the other device having at least one individually addressable data unit storage location; and the CPU, memory and other device being respectively electrically interconnected by a system bus, including a first set of data bus lines,