Therefore, if there is a cell to be sent out and it is detected that the specific output port wins the conflict, as shown in the last part of FIG. 9, an indication signal (d) is outputted at a timing of one basic cycle after the temporary assigned timing (??), and thereby error correction is made.