With systems using ECC for reliably transferring data, it may be desirable to allow multiple memory masters (i.e. a component, such as a memory controller or DE-MM 550, that may become master of the memory bus) to transfer information that is unique to each of the memory masters.