FIG. 4A is a timing chart for the vertical sync signal (ITOP) 29 and horizontal sync signal (HSYNC) 28 which are input to the address generating unit when the image formation of four times is executed, the more significant address 204 in the full page image memory 4 which is generated from the address generating unit, and the content of the full page image memory which is read out as an image form