C is a perspective view illustrating another embodiment of a portion of a folded bit line memory array according to the present invention. [0021]FIG. 4D is a cross sectional view taken along cut-line 4D-4D of FIG. 4C illustrating generally pillars including the ultra thin single crystalline vertical transistors according to the teachings of the present invention. [0022] FIGS. 5A-5C illustrate an i