n configuration bit inputs to input in parallel, n bits at a time, k configuration bits into the programmable logic integrated circuit, wherein n is an integer greater than 1, k is greater than n, and k is a number of configuration bits in a frame for configuring the programmable logic of the programmable logic integrated circuit; and a data register to store at least the k configuration bits, whe