A non-volatile RAM memory array comprising: a semiconductor substrate reference lines; a plurality of memory cells electrically connected to the reference lines, each memory cell including a transistor formed on the semiconductor; and a memory plug having a multi-resistive state material element in electrical contact with the transistor; select lines in electrical contact with the transistors; and