ne of the n???m display pixel regions, said n times m bit mask data; and control means operating to generate, for buffered compressed image data for each of the n???m display pixel regions, control signals controlling the operation of said register means, said further register means, and said memory module control means, said control signals including signals for causing said memory module control