An integrated multiplication circuit, for binary multiplication of a multiplicand of M bits and a multiplier of N bits where M and N are a positive integer, comprising:an input shift register receiving the M bits of the multiplicand in parallel and reading out the M bits serially when clocked by an internal clock signal; a single chain having a plurality of multiplying stages, wherein each multipl