In the processing device of claim 5 operating in a sequence of machine cycles wherein during one of said machine cycles said address circuitry provides address information and during said one of said machine cycles said bus means conducts information other than said address information, said processing device further comprising:a) an internal address bus for conducting said address information fro