In some cases, designspecifications call for clock signals having specific, well-defined duty cycles, e.g., 50% duty cycle, along with low jitter, low phase noise, and low spur level specifications.It would be desirable to provide simple and efficient techniques for generating clock signals having well-defined duty cycles, wherein parameters such as the clock frequency and duty cycle may be readil