FIG. 17A is a functional block diagram of a system architecture suitable for a digital implementation of the scan data signal processor of the present invention, including: signal conditioning circuitry 1703 (which amplifies and filters the analog signal to remove unwanted noise components as described above), analog-to-digital conversion circuitry 1705 which samples the conditioned analog scan da