In accordance with still yet another aspect of the invention, a bus arbiter circuit is provided for a system including a bus and a plurality of devices which can request access to the bus at various times, each of the devices being configured to provide a bus request signal to the bus arbiter circuit when requesting access to the bus and to receive a bus grant signal from the bus arbiter circuit w