A CMOS integrated circuit for generating voltage related to transistor gate length in accordance with claim 1, wherein said power-supply voltage control circuit comprises an EEPROM and a keying circuit including switches controlled by said EEPROM in terms of opening and closing thereof.