14]FIG. 2B is a diagram suitable for explaining the method by which the MOSFET of the write once read only memory cell of the present invention can be programmed to achieve the embodiments of the present invention. [0015]FIG. 2C is a graph plotting the current signal (Ids) detected at the drain region versus a voltage potential, or drain voltage, (VDS) set up between the drain region and the sourc