Tables 4 and 5 show the latched or registered IDs and the generated or bypassed IDs in the devices of the serial interconnection configuration shown in FIG. 2A with the ID generator as shown in FIG. 14, in the cases where the device types provided by the memory controller are the DTnd and DTnr for NAND and NOR Flash devices, respectively.