The apparatus set forth in claim 9 wherein the first, second, third and fourth delay elements produce signal delays of five, two, three and one units respectively and a unit is an arbitrary whole number greater than the number of digitalsignal bits in a signal sequence.11.