FIGS. 5A and B are a detailed schematic diagram of the entire pacemaker pulse generator circuit incorporating the output circuit portion of this invention for rendering symmetrical any signals induced by cautery and an alternative embodiment thereof, respectively.