In the representation according to FIG. 3, these shift registers are subdivided into two parts, each including 2???193 stages, whereby this circuit arrangement is not only suitable for the described conditions in which bits of the frame start word repeat every four pulse frames, but also when examination is required for frame start words whose bits repeat every two pulse frames.