Spacers 104 and 106, which are positioned on both sides of the NMOS gate 102, and spacers 124 and 126, which are positioned on the both sides of the PMOS gate 122, may comprise a dielectric material such as silicon nitride, silicon oxide, silicon carbide, silicon oxynitride, or combinations thereof.