The process of claim 26, where H=2 and each interleave pattern defined by the bank select device has 2A addressable locations and Q storage locations each containing a respective bank select for addressing a respective one of the plurality of memory banks, where Q is an odd integer and 3Q<2B and B is an integer, and the step of executing the plurality of interleave patterns comprises, for each int