The improvement of claim 8 wherein said register means has (m + k) series connected stages, where m is a predetermined integer greater than one, and k is equal to the number of data elements per input and output scan line; said parallel outputs are taken from the first m and last m stages of said register means to provide a two by m prediction matrix; and said series output is taken from a final s