This makes it possible to constantly output data from the memory cells at fast speed withoutswitching the word line.Moreover, the auxiliary cell array 2 is concatenated with the word lines of the memory cell array 1 on the increasing side of the bit-line addresses, so that only one system of wiring and circuits such as a decoder is required and the circuitarea is made smaller accordingly.In turn,