The synthesis tools use this information to estimate the trade-offs accurately.area constraintsArea constraints are created by the user or a process such as synthesis to direct the optimization process that takes place during design implementation.ARHTAuto Reload/Holdarithmetic equationsEquations which specify the special arithmetic capabilities of the Xilinx??? CPLDs.Arithmetic Logic Unit (ALU)A