The method of FIG. 5 is described below with respect to a control loop application, where, for example, a first portion of the application is targeted for execution on a programmable hardware element, such as an FPGA, and a second portion of the application is targeted for execution on a host computer system, where the first and second portions execute in a coordinated manner to perform the applic