Consequently, in the case where the select signal SEL is low-level, when an input signal is applied, the equivalent circuit enters such a state as shown in FIG. 4A wherein two ON resistances r (ON resistances of the FETs 21 and 28 or 22 and 32) are connected in series between the input terminal 23 and the output terminal 24.