The cache memory system of claim 14 wherein the first index of said corresponding instruction cache location comprises the m least significant instruction address bit of the instruction contained in said corresponding instruction cache location, where m is a positive integer greater than one.