e BL6B of the bank 3 while not illustrated in FIGS. 2A and 2B. [0053]FIG. 3 is a block diagram for describing one embodiment illustrative of input/output paths of data in the one-intersection array dependent bank DRAM according to the present invention.