Circuit 50 may comprise, for example, a memory, such as a buffer or a RAM, which is convenient if it is desired to retransmit the packet at a different rate, or it may simply comprise gating circuits arranged to append the header information from the timing and control circuit to the packets in real time.