In the first preferred embodiment, the layout pattern generating program contains the steps, similar to the steps S1 and S2 of FIG. 4, of providing the clock operating frequency f to be set and the parameters other than the gate width W, and the steps of executing the same processing as the steps S3 and S4 of FIG. 4.