Because each processor 102 has substantially equal access to system memory 106 such that the memory access time is substantially independent of the processor, the depicted embodiment of system 100 is an example of a symmetric multiprocessor (SMP) system.