It would be desirable to sense and detect the occurrence of a phase lock condition at the output of the phase and frequency detector PFD and provide a reliable phase lock condition signal to tell another circuit such as a microprocessor whether to start using the clock signal generated by the PLL clock driver circuit.