Registers are provided which may store control information, device identification, device-type and other information appropriate for the chip such as the address range for each independent portion of the device New bus interface circuits must be added and the internals of prior art DRAM devices need to be modified so they can provide and accept data to and from the bus at the peak data rate of the