ed cache memory and cache controller coupled to said host bus for performing cycles on said host bus, each of said cache controllers snooping said host bus while other cache controllers and other devices are performing cycles on said host bus which require snooping, said cache controllers including: means coupled to said host bus for latching the state of said host bus during a host bus cycle; and