egrated circuit memory cell employing only a single insulating layer, such as silicon dioxide, at the gate or control electrode of the switching element to minimize or eliminatecharge storage in the insulating layer of the gate or control electrode.Still another object of this invention is to provide a memory cell employing a polysilicon lift-off process using a photoresist as the lift-off divider