For purposes not connected with the operation of the multiplexer unit, the controller illustrated in FIG. 3 also includes a microprocessor 140, having a memory 142, and a plurality of inputs fed via an input buffer 144 and an input buffer 146 (see the lower end of FIG. 3b) that provides data and other control and monitoring information to the microprocessor.