In an alternate embodiment the first and second logic gates are NOR gates with each NOR gate connected to receive a plurality of product terms, the third and fourth logic gates are additionally NOR gates and the logic circuit is an exclusive Field Effect Transistor OR circuit.