The protection circuit elements are preferably adapted to carry considerable current during an ESD event, current which would otherwise damage or destroy the integrated circuit or other semiconductor device within which the protection circuit element is incorporated.