a three bit value, b is a four bit value, and c is a four bit value and wherein said divide-by-five circuit comprises a first stage comprising first circuit means for determining A=3*a and second circuit means for determining X=(a+b) where A is a four bit value and X is a five bit value, a second stage connected to said first state comprising third circuit means for determining Y=3X where Y is a